



# AT24MAC402/AT24MAC602

---

## I<sup>2</sup>C-Compatible (Two-Wire) Serial EEPROM with a Factory-Programmed EUI-48™ or EUI-64™ Address Plus a Unique, Factory-Programmed 128-Bit Serial Number 2-Kbit (256 x 8)

---

### Features

---

- Low-Voltage Operation:
  - $V_{CC} = 1.7V$  to  $5.5V$
- Internally Organized as 256 x 8 (2K)
- Factory-Programmed EUI-48 or EUI-64 Compatible Address
  - Permanently locked, read-only value stored in a separate memory area
  - Ensured unique EUI address
- Custom Programming Services Available
  - Manage and program customer's IEEE assigned OUI
- 128-Bit Unique Factory-Programmed Serial Number
  - Permanent read-only value
  - Unique across entire MAC and CS Series of Serial EEPROMs
- Industrial Temperature Range:  $-40^{\circ}C$  to  $+85^{\circ}C$
- I<sup>2</sup>C-Compatible (Two-Wire) Serial Interface:
  - 100 kHz Standard Mode, 1.7V to 5.5V
  - 400 kHz Fast Mode, 1.7V to 5.5V
  - 1 MHz Fast Mode Plus (FM+), 2.5V to 5.5V
- Schmitt Triggers, Filtered Inputs for Noise Suppression
- Write-Protect Pin for Full Array Hardware Data Protection
- Permanent and Reversible Software Write Protection for the First-Half of the Array
  - Software procedure to verify write protection status
- Ultra Low Active Current (3 mA maximum) and Standby Current (6  $\mu A$  maximum)
- 16-Byte Page Write Mode:
  - Partial page writes allowed
- Random and Sequential Read Modes
- Self-Timed Write Cycle within 5 ms Maximum
- ESD Protection > 4,000V
- High Reliability:
  - Endurance: 1,000,000 write cycles
  - Data retention: 100 years
- Die Sale Options: Wafer Form and Tape and Reel Available

### Packages

---

- 8-Lead SOIC, 8-Lead TSSOP, 8-Pad UDFN and 5-Lead SOT23


## Table of Contents

Features.....	1
Packages.....	1
1. Package Types (not to scale).....	4
2. Pin Descriptions.....	5
2.1. Device Address Inputs (A0, A1, A2).....	5
2.2. Ground.....	5
2.3. Serial Data (SDA).....	5
2.4. Serial Clock (SCL).....	5
2.5. Write-Protect (WP).....	5
2.6. Device Power Supply (V <sub>CC</sub> ).....	6
3. Description.....	7
3.1. System Configuration Using Two-Wire Serial EEPROMs .....	7
3.2. Block Diagram.....	8
4. Electrical Characteristics.....	9
4.1. Absolute Maximum Ratings.....	9
4.2. DC and AC Operating Range.....	9
4.3. DC Characteristics.....	9
4.4. AC Characteristics.....	10
4.5. Electrical Specifications.....	11
5. Device Operation and Communication.....	12
5.1. Clock and Data Transition Requirements.....	12
5.2. Start and Stop Conditions.....	12
5.3. Acknowledge and No-Acknowledge.....	13
5.4. Standby Mode.....	13
5.5. Software Reset.....	13
6. Memory Organization.....	15
6.1. EUI-48 Support.....	15
6.2. EUI-64 Support.....	16
6.3. Non-Microchip OUI Programming Option.....	16
6.4. Device Addressing.....	16
7. Write Operations.....	18
7.1. Byte Write.....	18
7.2. Page Write.....	18
7.3. Acknowledge Polling.....	19
7.4. Write Cycle Timing.....	19
7.5. Write Protection.....	20
8. Read Operations.....	24
8.1. Current Address Read.....	24
8.2. Random Read.....	24


8.3. Sequential Read.....	25
8.4. Serial Number Read.....	25
8.5. EUI Address Read.....	26
8.6. Checking the Write-Protect Registers Status.....	27
9. Packaging Information.....	28
9.1. Package Marking Information.....	28
10. Revision History.....	40
The Microchip Website.....	41
Product Change Notification Service.....	41
Customer Support.....	41
Product Identification System.....	42
Microchip Devices Code Protection Feature.....	42
Legal Notice.....	43
Trademarks.....	43
Quality Management System.....	44
Worldwide Sales and Service.....	45

### 1. Package Types (not to scale)


**8-lead SOIC/TSSOP**  
(Top View)



**5-lead SOT23<sup>(1)</sup>**  
(Top View)



**8-pad UDFN**  
(Top View)



**Note:**

1. Refer to [Device Addressing](#) for details about addressing the SOT23 version of the device.

## 2. Pin Descriptions

The descriptions of the pins are listed in [Table 2-1](#).

**Table 2-1. Pin Function Table**

Name	8-Lead SOIC	8-Lead TSSOP	5-Lead SOT23	8-Pad UDFN <sup>(1)</sup>	Function
A0 <sup>(2)</sup>	1	1	—	1	Device Address Input
A1 <sup>(2)</sup>	2	2	—	2	Device Address Input
A2 <sup>(2)</sup>	3	3	—	3	Device Address Input
GND	4	4	2	4	Ground
SDA	5	5	3	5	Serial Data
SCL	6	6	1	6	Serial Clock
WP <sup>(2)</sup>	7	7	5	7	Write-Protect
V <sub>CC</sub>	8	8	4	8	Device Power Supply

**Notes:**

1. The exposed pad on this package can be connected to GND or left floating.
2. If the A0, A1, A2 or WP pins are not driven, they are internally pulled down to GND. In order to operate in a wide variety of application environments, the pull-down mechanism is intentionally designed to be somewhat strong. Once these pins are biased above the CMOS input buffer's trip point ( $\sim 0.5 \times V_{CC}$ ), the pull-down mechanism disengages. Microchip recommends connecting these pins to a known state whenever possible.

### 2.1 Device Address Inputs (A0, A1, A2)

The A0, A1 and A2 pins are device address inputs that are hard-wired (directly to GND or to V<sub>CC</sub>) for compatibility with other two-wire Serial EEPROM devices. When the pins are hard-wired, as many as eight devices may be addressed on a single bus system. A device is selected when a corresponding hardware and software match is true. If these pins are left floating, the A0, A1 and A2 pins will be internally pulled down to GND. However, due to capacitive coupling that may appear in customer applications, Microchip recommends always connecting the address pins to a known state. When using a pull-up resistor, Microchip recommends using 10 kΩ or less.

### 2.2 Ground

The ground reference for the power supply. GND should be connected to the system ground.

### 2.3 Serial Data (SDA)

The SDA pin is an open-drain bidirectional input/output pin used to serially transfer data to and from the device. The SDA pin must be pulled high using an external pull-up resistor (not to exceed 10 kΩ in value) and may be wire-ORed with any number of other open-drain or open-collector pins from other devices on the same bus.

### 2.4 Serial Clock (SCL)

The SCL pin is used to provide a clock to the device and to control the flow of data to and from the device. Command and input data present on the SDA pin is always latched in on the rising edge of SCL, while output data on the SDA pin is clocked out on the falling edge of SCL. The SCL pin must either be forced high when the serial bus is idle or pulled high using an external pull-up resistor.

### 2.5 Write-Protect (WP)

The write-protect input, when connected to GND, allows normal write operations. When the WP pin is connected directly to V<sub>CC</sub>, all write operations to the protected memory are inhibited.

If the pin is left floating, the WP pin will be internally pulled down to GND. However, due to capacitive coupling that may appear in customer applications, Microchip recommends always connecting the WP pin to a known state. When using a pull-up resistor, Microchip recommends using 10 k $\Omega$  or less.

**Table 2-2. Write-Protect**

WP Pin Status	Part of the Array Protected
At $V_{CC}$	Full Array
At GND	Normal Write Operations

## 2.6 Device Power Supply ( $V_{CC}$ )

The Device Power Supply ( $V_{CC}$ ) pin is used to supply the source voltage to the device. Operations at invalid  $V_{CC}$  voltages may produce spurious results and should not be attempted.

### 3. Description

The AT24MAC402/AT24MAC602 provides 2,048 bits of Serial Electrically Erasable and Programmable Read-Only Memory (EEPROM) organized as 256 words of 8 bits each. The device's cascading feature allows up to eight devices to share a common two-wire bus. In addition, AT24MAC402/AT24MAC602 incorporates an easy and inexpensive method to obtain a globally unique MAC or EUI address (EUI-48 or EUI-64). AT24MAC402 is an EUI-48 compatible device that contains a 48-bit EUI address while AT24MAC602 is an EUI-64 compatible device that contains a 64-bit EUI address.


The EUI-48 and EUI-64 addresses can be assigned as the actual physical address of a system hardware device or node, or it can be assigned to a software instance. These addresses are factory programmed by Microchip and permanently write protected in an extended memory block located outside of the standard 2-Kbit bit memory array.

Furthermore, the AT24MAC402/AT24MAC602 provides the value added feature of a factory-programmed, ensured unique 128-bit serial number located in the extended memory block (same area as the EUI address values). The serial number is Microchip factory-programmed and permanently write protected. This 128-bit serial number is compatible with all MAC and CS Series Serial EEPROMs, providing ensured unique serial numbers for any application that is also using Microchip Serial EEPROMs.


The first-half of the AT24MAC402/AT24MAC602 incorporates a permanent and a reversible software write protection feature while a hardware write-protect feature for the entire array is available via an external pin. The permanent software write protection is enabled by sending a special command to the device. This protection cannot be reversed once executed. However, the reversible software write protection can be reversed by sending and executing a special command. The hardware write protection is controlled by the WP pin state and can be used to protect the entire array, regardless of whether or not the software write protection has been enabled. The software and hardware write protection features allow the user the flexibility to protect no portion of the memory, the first-half of the memory, or the entire memory array depending on the specific needs of the application.

The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operations are essential. The device is available in space-saving 8-lead SOIC, 8-lead TSSOP, 8-pad UDFN and 5-lead SOT23 packages. All packages operate from 1.7V to 5.5V.

#### 3.1 System Configuration Using Two-Wire Serial EEPROMs



### 3.2 Block Diagram





## 4. Electrical Characteristics

### 4.1 Absolute Maximum Ratings

Temperature under bias	-55°C to +125°C
Storage temperature	-65°C to +150°C
V <sub>CC</sub>	6.25V
Voltage on any pin with respect to ground	-1.0V to +7.0V
DC output current	5.0 mA
ESD protection	>4 kV

**Note:** Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 4.2 DC and AC Operating Range

Table 4-1. DC and AC Operating Range

AT24MAC402/AT24MAC602		
Operating Temperature (Case)	Industrial Temperature Range	-40°C to +85°C
V <sub>CC</sub> Power Supply	Low-Voltage Grade	1.7V to 5.5V

### 4.3 DC Characteristics

Table 4-2. DC Characteristics

Parameter	Symbol	Minimum	Typical <sup>(1)</sup>	Maximum	Units	Test Conditions
Supply Voltage	V <sub>CC</sub>	1.7	—	5.5	V	
Supply Current	I <sub>CC1</sub>	—	0.4	1.0	mA	V <sub>CC</sub> = 5.0V, Read at 400 kHz
Supply Current	I <sub>CC2</sub>	—	2.0	3.0	mA	V <sub>CC</sub> = 5.0V, Write at 400 kHz
Standby Current	I <sub>SB</sub>	—	—	1.0	μA	V <sub>CC</sub> = 1.7V, V <sub>IN</sub> = V <sub>CC</sub> or GND
		—	—	6.0	μA	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = V <sub>CC</sub> or GND
Input Leakage Current	I <sub>LI</sub>	—	0.10	3.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND
Output Leakage Current	I <sub>LO</sub>	—	0.05	3.0	μA	V <sub>OUT</sub> = V <sub>CC</sub> or GND
Input Low Level	V <sub>IL</sub>	-0.6	—	V <sub>CC</sub> × 0.3	V	<a href="#">Note 2</a>
Input High Level	V <sub>IH</sub>	V <sub>CC</sub> × 0.7	—	V <sub>CC</sub> + 0.5	V	<a href="#">Note 2</a>
Output Low Level	V <sub>OL1</sub>	—	—	0.2	V	V <sub>CC</sub> = 1.7V, I <sub>OL</sub> = 0.15 mA
Output Low Level	V <sub>OL2</sub>	—	—	0.4	V	V <sub>CC</sub> = 3.0V, I <sub>OL</sub> = 2.1 mA

**Notes:**

1. Typical values characterized at T<sub>A</sub> = +25°C unless otherwise noted.
2. This parameter is characterized but is not 100% tested in production.

## 4.4 AC Characteristics


Table 4-3. AC Characteristics<sup>(1)</sup>

Parameter	Symbol	Fast Mode		Fast Mode Plus		Units
		V <sub>CC</sub> = 1.7V to 2.5V		V <sub>CC</sub> = 2.5V to 5.5V		
		Min.	Max.	Min.	Max.	
Clock Frequency, SCL	f <sub>SCL</sub>	—	400	—	1000	kHz
Clock Pulse Width Low	t <sub>LOW</sub>	1,200	—	500	—	ns
Clock Pulse Width High	t <sub>HIGH</sub>	600	—	400	—	ns
Input Filter Spike Suppression	t <sub>I</sub>	—	100	—	50	ns
Clock Low to Data Out Valid	t <sub>AA</sub>	100	900	50	450	ns
Bus Free Time between Stop and Start	t <sub>BUF</sub>	1,300	—	500	—	ns
Start Hold Time	t <sub>HD.STA</sub>	600	—	250	—	ns
Start Set-Up Time	t <sub>SU.STA</sub>	600	—	250	—	ns
Data In Hold Time	t <sub>HD.DAT</sub>	0	—	0	—	ns
Data In Set-up Time	t <sub>SU.DAT</sub>	100	—	100	—	ns
Inputs Rise Time <sup>(2)</sup>	t <sub>R</sub>	—	300	—	300	ns
Inputs Fall Time <sup>(2)</sup>	t <sub>F</sub>	—	300	—	100	ns
Stop Set-Up Time	t <sub>SU.STO</sub>	600	—	250	—	ns
Data Out Hold Time	t <sub>DH</sub>	50	—	50	—	ns
Write Cycle Time	t <sub>WR</sub>	—	5	—	5	ms

### Notes:

- AC measurement conditions:
  - $C_L$ : 100 pF
  - $R_{PUP}$  (SDA bus line pull-up resistor to  $V_{CC}$ ): 1.3 k $\Omega$  (1000 kHz), 4 k $\Omega$  (400 kHz), 10 k $\Omega$  (100 kHz)
  - Input pulse voltages: 0.3 x  $V_{CC}$  to 0.7 x  $V_{CC}$
  - Input rise and fall times:  $\leq 50$  ns
  - Input and output timing reference voltages: 0.5 x  $V_{CC}$
- These parameters are determined through product characterization and are not 100% tested in production.

Figure 4-1. Bus Timing



## 4.5 Electrical Specifications

### 4.5.1 Power-Up Requirements and Reset Behavior

During a power-up sequence, the  $V_{CC}$  supplied to the AT24MAC402/AT24MAC602 should monotonically rise from GND to the minimum  $V_{CC}$  level, as specified in [Table 4-1](#), with a slew rate no faster than 0.1 V/ $\mu$ s.

#### 4.5.1.1 Device Reset

To prevent inadvertent write operations or any other spurious events from occurring during a power-up sequence, the AT24MAC402/AT24MAC602 includes a Power-on Reset (POR) circuit. Upon power-up, the device will not respond to any commands until the  $V_{CC}$  level crosses the internal voltage threshold ( $V_{POR}$ ) that brings the device out of Reset and into Standby mode.

The system designer must ensure the instructions are not sent to the device until the  $V_{CC}$  supply has reached a stable value greater than or equal to the minimum  $V_{CC}$  level. Additionally, once the  $V_{CC}$  is greater than or equal to the minimum  $V_{CC}$  level, the bus master must wait at least  $t_{PUP}$  before sending the first command to the device. See [Table 4-4](#) for the values associated with these power-up parameters.

**Table 4-4. Power-up Conditions<sup>(1)</sup>**

Symbol	Parameter	Min.	Max.	Units
$t_{PUP}$	Time required after $V_{CC}$ is stable before the device can accept commands	100	—	$\mu$ s
$V_{POR}$	Power-on Reset Threshold Voltage	—	1.5	V
$t_{POFF}$	Minimum time at $V_{CC} = 0V$ between power cycles	500	—	ms

**Note:**

- These parameters are characterized but they are not 100% tested in production.

If an event occurs in the system where the  $V_{CC}$  level supplied to the AT24MAC402/AT24MAC602 drops below the maximum  $V_{POR}$  level specified, it is recommended that a full power cycle sequence be performed by first driving the  $V_{CC}$  pin to GND, waiting at least the minimum  $t_{POFF}$  time and then performing a new power-up sequence in compliance with the requirements defined in this section.

### 4.5.2 Pin Capacitance

**Table 4-5. Pin Capacitance<sup>(1)</sup>**

Symbol	Test Condition	Max.	Units	Conditions
$C_{I/O}$	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
$C_{IN}$	Input Capacitance (A0, A1, A2 and SCL)	6	pF	$V_{IN} = 0V$

**Note:**

- This parameter is characterized but is not 100% tested in production.

### 4.5.3 EEPROM Cell Performance Characteristics

**Table 4-6. EEPROM Cell Performance Characteristics**

Operation	Test Condition	Min.	Max.	Units
Write Endurance <sup>(1)</sup>	$T_A = 25^\circ C$ , $V_{CC} = 3.3V$ , Page Write mode	1,000,000	—	Write Cycles
Data Retention <sup>(1)</sup>	$T_A = 55^\circ C$	100	—	Years

**Note:**

- Performance is determined through characterization and the qualification process.

## 5. Device Operation and Communication

The AT24MAC402/AT24MAC602 operates as a slave device and utilizes a simple I<sup>2</sup>C-compatible two-wire digital serial interface to communicate with a host controller, commonly referred to as the bus master. The master initiates and controls all read and write operations to the slave devices on the serial bus, and both the master and the slave devices can transmit and receive data on the bus.

The serial interface is comprised of just two signal lines: Serial Clock (SCL) and Serial Data (SDA). The SCL pin is used to receive the clock signal from the master, while the bidirectional SDA pin is used to receive command and data information from the master as well as to send data back to the master. Data is always latched into the AT24MAC402/AT24MAC602 on the rising edge of SCL and always output from the device on the falling edge of SCL. Both the SCL and SDA pins incorporate integrated spike suppression filters and Schmitt Triggers to minimize the effects of input spikes and bus noise.

All command and data information is transferred with the Most Significant bit (MSb) first. During bus communication, one data bit is transmitted every clock cycle, and after eight bits (one byte) of data have been transferred, the receiving device must respond with either an Acknowledge (ACK) or a No-Acknowledge (NACK) response bit during a ninth clock cycle (ACK/NACK clock cycle) generated by the master. Therefore, nine clock cycles are required for every one byte of data transferred. There are no unused clock cycles during any read or write operation, so there must not be any interruptions or breaks in the data stream during each data byte transfer and ACK or NACK clock cycle.

During data transfers, data on the SDA pin must only change while SCL is low and the data must remain stable while SCL is high. If data on the SDA pin changes while SCL is high, then either a Start or a Stop condition will occur. Start and Stop conditions are used to initiate and end all serial bus communication between the master and the slave devices. The number of data bytes transferred between a Start and a Stop condition is not limited and is determined by the master. In order for the serial bus to be idle, both the SCL and SDA pins must be in the logic high state at the same time.

### 5.1 Clock and Data Transition Requirements

The SDA pin is an open-drain terminal and therefore must be pulled high with an external pull-up resistor. SCL is an input pin that can either be driven high or pulled high using an external pull-up resistor. Data on the SDA pin may change only during SCL low time periods. Data changes during SCL high periods will indicate a Start or Stop condition as defined below. The relationship of the AC timing parameters with respect to SCL and SDA for the AT24MAC402/AT24MAC602 are shown in the timing waveform in [Figure 4-1](#). The AC timing characteristics and specifications are outlined in [AC Characteristics](#).

### 5.2 Start and Stop Conditions

#### 5.2.1 Start Condition

A Start condition occurs when there is a high-to-low transition on the SDA pin while the SCL pin is at a stable logic '1' state and will bring the device out of Standby mode. The master uses a Start condition to initiate any data transfer sequence; therefore, every command must begin with a Start condition. The device will continuously monitor the SDA and SCL pins for a Start condition but will not respond unless one is detected. Refer to [Figure 5-1](#) for more details.

#### 5.2.2 Stop Condition

A Stop condition occurs when there is a low-to-high transition on the SDA pin while the SCL pin is stable in the logic '1' state.

The master can use the Stop condition to end a data transfer sequence with the AT24MAC402/AT24MAC602, which will subsequently return to Standby mode. The master can also utilize a repeated Start condition instead of a Stop condition to end the current data transfer if the master will perform another operation. Refer to [Figure 5-1](#) for more details.

### 5.3 Acknowledge and No-Acknowledge


After every byte of data is received, the receiving device must confirm to the transmitting device that it has successfully received the data byte by responding with what is known as an Acknowledge (ACK).

An ACK is accomplished by the transmitting device first releasing the SDA line at the falling edge of the eighth clock cycle followed by the receiving device responding with a logic '0' during the entire high period of the ninth clock cycle.

When the AT24MAC402/AT24MAC602 is transmitting data to the master, the master can indicate that it is done receiving data and wants to end the operation by sending a logic '1' response to the AT24MAC402/AT24MAC602 instead of an ACK response during the ninth clock cycle. This is known as a No-Acknowledge (NACK) and is accomplished by the master sending a logic '1' during the ninth clock cycle, at which point the AT24MAC402/AT24MAC602 will release the SDA line so the master can then generate a Stop condition.

The transmitting device, which can be the bus master or the Serial EEPROM, must release the SDA line at the falling edge of the eighth clock cycle to allow the receiving device to drive the SDA line to a logic '0' to ACK the previous 8-bit word. The receiving device must release the SDA line at the end of the ninth clock cycle to allow the transmitter to continue sending new data. A timing diagram has been provided in [Figure 5-1](#) to better illustrate these requirements.

**Figure 5-1. Start Condition, Data Transitions, Stop Condition and Acknowledge**



### 5.4 Standby Mode


The AT24MAC402/AT24MAC602 features a low-power Standby mode that is enabled when any one of the following occurs:

- A valid power-up sequence is performed (see [Power-Up Requirements and Reset Behavior](#)).
- A Stop condition is received by the device unless it initiates an internal write cycle (see [Write Operations](#)).
- At the completion of an internal write cycle (see [Write Operations](#)).

### 5.5 Software Reset

After an interruption in protocol, power loss or system Reset, any two-wire device can be protocol reset by clocking SCL until SDA is released by the EEPROM and goes high. The number of clock cycles until SDA is released by the EEPROM will vary. The software Reset sequence should not take more than nine dummy clock cycles. Once the software Reset sequence is complete, new protocol can be sent to the device by sending a Start condition followed by the protocol. Refer to [Figure 5-2](#) for an illustration.

**Figure 5-2. Software Reset**



In the event that the device is still non-responsive or remains active on the SDA bus, a power cycle must be used to reset the device (see [Power-Up Requirements and Reset Behavior](#)).

## 6. Memory Organization

**AT24MAC402/AT24MAC602, 2K Serial EEPROM:** The 2-Kbit memory array is internally organized as 16 pages of 16 bytes of EEPROM each. Random word addressing requires an 8-bit data word address.

**EUI Address and Serial Number:** The 48-bit EUI address in the AT24MAC402 and the 64-bit EUI address in the AT24MAC602 are located in the extended memory block. In addition, the serial number data is also located in the extended memory block as shown below in [Figure 6-1](#). These EUI-48 or EUI-64 addresses are stored in a dedicated read-only EEPROM memory block located outside the standard 2K memory array as shown below. This means the full standard 2-Kbit EEPROM array is available for use as opposed to solutions where only half of the EEPROM memory array is available for application usage.

**Figure 6-1. Memory Organization**

	Memory Address Range	Protection Features
Main 2-Kbit EEPROM Device Address '1010'	First-Half Address Range (00h-7Fh)	Permanent or Reversible Software Write Protection or Full Array Hardware Write Protection
	Second-Half Address Range (80h-FFh)	Full Array Hardware Write Protection
Extended Memory Device Address '1011'	128-bit Serial Number Address Range (80h-8Fh)	Read-Only
	EUI-48/64 Value EUI-48 Address Range (9Ah-9Fh) EUI-64 Address Range (98h-9Fh)	Read-Only

The EUI-48 and EUI-64 address fields contain either six or eight bytes respectively. The first three bytes of the EUI read-only address field are called the Organizationally Unique Identifier (OUI) and is assigned to Microchip by the IEEE Registration Authority.

Following the OUI, the remaining bytes are called the Extension Identifier and will be either three bytes or five bytes, depending on if it is an EUI-48 address (AT24MAC402) or EUI-64 address (AT24MAC602). Microchip generates this unique 24-bit/40-bit data value, along with the OUI, to ensure a globally unique EUI address value and programs it at the factory before permanently locking the extended memory region.

### 6.1 EUI-48 Support

The EUI-48 address is stored in the last six bytes of the AT24MAC402's extended memory block as shown in [Table 6-1](#). For information on the protocol to read the EUI-48 value, see [Device Addressing](#) and [Read Operations](#).

**Table 6-1. 48-Bit EUI Address Memory Map Example**

Description	48-Bit EUI					
	24-Bit OUI			24-Bit Extension Identifier		
Memory Address	9Ah	9Bh	9Ch	9Dh	9Eh	9Fh
EUI Data Value	FCh	C2h	3Dh	Byte 1	Byte 2	Byte 3

#### 6.1.1 Using an EUI-48 Value in an EUI-64 Application

An EUI-64 compatible value can be generated from the EUI-48 value contained in the AT24MAC402 by concatenating the 24-bit OUI, an FFEh data value, and the 24-bit Extension Identifier. This is commonly referred to

as an Encapsulated EUI-48 value. However, Microchip recommends using the AT24MAC602 which contains a true EUI-64 value so that post read processing is not required by the application.

## 6.2 EUI-64 Support

For applications that utilize an EUI-64 standard, the EUI-64 address is stored in the last eight bytes of the AT24MAC602's extended memory block. Similar to EUI-48, the EUI-64 standard consists of the same three byte OUI coupled with a five byte extension identifier ([Table 6-2](#)). Microchip generates this unique 40-bit data value, coupled with the OUI, to ensure a globally unique 64-bit EUI value and requires no additional data manipulation like other solutions where the application must manually insert a two byte FFFh value in between the OUI and Extension Identifier. For information on how to read the EUI read protocol, see [Device Addressing](#) and [Read Operations](#).

**Table 6-2. 64-Bit EUI Address Memory Map Example**

Description	64-Bit EUI							
	24-Bit OUI			40-Bit Extension Identifier				
Memory Address	98h	99h	9Ah	9Bh	9Ch	9Dh	9Eh	9Fh
EUI Data Value	FCh	C2h	3Dh	Byte 1 <sup>(1)</sup>	Byte 2 <sup>(1)</sup>	Byte 3	Byte 4	Byte 5

**Note:**

1. The data values FFFh and FFFFh are prohibited beginning from the 40-bit Extension Identifier in Byte 1 and Byte 2. These values are reserved for denoting an encapsulated MAC-48 or EUI-48 value for use in an EUI-64 environment.

## 6.3 Non-Microchip OUI Programming Option

For customers with their own IEEE-assigned OUI or Company ID, Microchip offers the time saving option to manage and deliver custom AT24MAC402/AT24MAC602 devices with their EUI-48/64 values uniquely pre-programmed at delivery. Contact your local Microchip sales office for additional information.

## 6.4 Device Addressing

Accessing the device requires an 8-bit device address byte following a Start condition to enable the device for a read or write operation. Since multiple slave devices can reside on the serial bus, each slave device must have its own unique address so the master can access each device independently.

The Most Significant four bits of the device address byte is referred to as the device type identifier. The device type identifier '1010' (Ah) for the main EEPROM access, '1011' (Bh) for the extended memory block containing the factory-programmed EUI and serial number and '0110' (6h) for the Write-Protect registers access is required in bits 7 through 4 of the device address byte (see [Table 6-3](#)).

Following the 4-bit device type identifier are the hardware slave address bits, A2, A1 and A0. These bits can be used to expand the address space by allowing up to eight Serial EEPROM devices on the same bus. These hardware slave address bits must correlate with the voltage level on the corresponding hardwired device address input pins A0, A1 and A2. The A0, A1 and A2 pins use an internal proprietary circuit that automatically biases the pin to a logic '0' state if the pin is allowed to float. In order to operate in a wide variety of application environments, the pull-down mechanism is intentionally designed to be somewhat strong. Once the pin is biased above the CMOS input buffer's trip point ( $\sim 0.5 \times V_{CC}$ ), the pull-down mechanism disengages. Microchip recommends connecting the A0, A1 and A2 pins to a known state whenever possible.

When using the SOT23 package, the A2, A1 and A0 pins are not accessible and are left floating. The previously mentioned automatic pull-down circuit will set this pin to a logic '0' state. As a result, to properly communicate with the device in the SOT23 package, the A2, A1 and A0 software bits must always be set to logic '0' for any operation. Refer to [Table 6-3](#) to review these bit positions.



The eighth bit (bit 0) of the device address byte is the Read/Write Select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon the successful comparison of the device address byte, the AT24MAC402/AT24MAC602 will return an ACK. If a valid comparison is not made, the device will NACK. The device will NACK if the Write-Protect register has been programmed and the device type identifier is '0110' (6h).

**Table 6-3. Device Address Byte**

Access Area	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EEPROM	1	0	1	0	A2	A1	A0	R/ $\overline{W}$
EUI or Serial Number Read	1	0	1	1	A2	A1	A0	1
Write-Protect Registers	0	1	1	0	A2	A1	A0	R/ $\overline{W}$

For all operations except the current address read, a word address byte must be transmitted to the device immediately following the device address byte. The word address byte contains a 8-bit memory array word address, and is used to specify which byte location in the EEPROM to start reading or writing. Refer to [Table 6-4](#) to review these bit positions.

**Table 6-4. Word Address Byte**

Access Area	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EEPROM	A7	A6	A5	A4	A3	A2	A1	A0
EUI	1	0	0	1	A3	A2	A1	A0
Serial Number Read	1	0	0	0	A3	A2	A1	A0
Write-Protect Registers	X	X	X	X	X	X	X	X

**Note:** X indicates a “don’t care” bit.

## 7. Write Operations


All write operations for the AT24MAC402/AT24MAC602 begin with the master sending a Start condition, followed by a device address byte with the  $R/\overline{W}$  bit set to logic '0', and then by the word address byte. The data value(s) to be written to the device immediately follow the word address byte.

### 7.1 Byte Write

The AT24MAC402/AT24MAC602 supports the writing of a single 8-bit byte. Selecting a data word in the AT24MAC402 requires a 7-bit word address, while selecting a data word in the AT24MAC602 requires an 8-bit word address.

Upon receipt of the proper device address and the word address bytes, the EEPROM will send an Acknowledge. The device will then be ready to receive the 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will respond with an ACK. The addressing device, such as a bus master, must then terminate the write operation with a Stop condition. At that time, the EEPROM will enter an internally self-timed write cycle, which will be completed within  $t_{WR}$ , while the data word is being programmed into the nonvolatile EEPROM. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete.

**Figure 7-1. Byte Write**




### 7.2 Page Write

A page write operation allows up to 16 bytes to be written in the same write cycle, provided all bytes are in the same row of the memory array (where address bits A7 to A4 are the same). Partial page writes of less than 16 bytes are also allowed.

A page write is initiated the same way as a byte write, but the bus master does not send a Stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the bus master can transmit up to fifteen additional data words. The EEPROM will respond with an ACK after each data word is received. Once all data to be written has been sent to the device, the bus master must issue a Stop condition (see [Figure 7-2](#)) at which time the internally self-timed write cycle will begin.

The lower four bits of the word address are internally incremented following the receipt of each data word. The higher order address bits are not incremented and retain the memory page row location. Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. When the incremented word address reaches the page boundary, the address counter will rollover to the beginning of the same page. Nevertheless, creating a rollover event should be avoided as previously loaded data in the page could become unintentionally altered.

Figure 7-2. Page Write




### 7.3 Acknowledge Polling

An Acknowledge Polling routine can be implemented to optimize time-sensitive applications that would prefer not to wait the fixed maximum write cycle time ( $t_{WR}$ ). This method allows the application to know immediately when the Serial EEPROM write cycle has completed, so a subsequent operation can be started.

Once the internally self-timed write cycle has started, an Acknowledge Polling routine can be initiated. This involves repeatedly sending a Start condition followed by a valid device address byte with the  $R/\bar{W}$  bit set at logic '0'. The device will not respond with an ACK while the write cycle is ongoing. Once the internal write cycle has completed, the EEPROM will respond with an ACK, allowing a new read or write operation to be immediately initiated. A flowchart has been included below in [Figure 7-3](#) to better illustrate this technique.


Figure 7-3. Acknowledge Polling Flowchart



### 7.4 Write Cycle Timing

The length of the self-timed write cycle ( $t_{WR}$ ) is defined as the amount of time from the Stop condition that begins the internal write cycle to the Start condition of the first device address byte sent to the AT24MAC402/AT24MAC602 that it subsequently responds to with an ACK. [Figure 7-4](#) has been included to show this measurement. During the internally self-timed write cycle, any attempts to read from or write to the memory array will not be processed.

Figure 7-4. Write Cycle Timing




## 7.5 Write Protection

Once enabled, the Software Write Protection write protects only the first-half of the array (00h - 7Fh) while the hardware write protection, via the WP pin, is used to protect the entire array (see [Table 7-2](#)).

### 7.5.1 Permanent Software Write Protection (PSWP)

The Permanent Software Write Protection (PSWP) is enabled by sending a command to the device, similar to a normal write operation, which programs the Permanent Write-Protect register. This must be done with the WP pin low. The Write-Protect register is programmed by sending a write command with the device type identifier of '0110' (6h) instead of '1010' (Ah) with the address and data bit(s) being don't cares. The write cycle time must be observed. Once the PSWP has been enabled, the device will no longer acknowledge the '0110' (6h) device type identifier and cannot be reversed even if the device is powered down. The PSWP can only be invoked on a SOT23 packaged device with the A2, A1 and A0 bits set to zero.

Figure 7-5. Setting Permanent Write-Protect Register (PSWP)




#### Note:

1. x is a "don't care" bit.

### 7.5.2 Reversible Software Write Protection (RSWP)

The Reversible Software Write Protection (RSWP) is enabled by sending a command to the device, similar to a normal write operation, which programs the Reversible Write-Protect register. This must be done with the WP pin low. The RSWP is programmed by sending a write command '01100010' (62h) with pins A2 and A1 tied to ground or not connected and the A0 pin connected to V<sub>HV</sub> (see [Figure 7-6](#) and [Table 7-1](#)). The RSWP or write protection can be reversed by sending a command '01100110' (66h) with the A2 pin tied to ground or no connect, the A1 pin tied to V<sub>CC</sub> and the A0 pin tied to V<sub>HV</sub> (see [Figure 7-7](#) and [Table 7-1](#)). Due to the unavailability of the A2, A1 and A0 pins, the RSWP function is not available on the SOT23 package.


**Figure 7-6. Setting Reversible Write-Protect Register (RSWP)**



**Note:**

1. x is a "don't care" bit.

**Figure 7-7. Clearing Reversible Write-Protect Register (RSWP)**



**Note:**

1. x is a "don't care" bit.

**Table 7-1.  $V_{HV}$**

	Min.	Max.	Units
$V_{HV}$	7	10	V

**Note:**  $V_{HV} - V_{CC} > 4.8V$

### 7.5.3 Hardware Write Protection

The WP pin can be connected to  $V_{CC}$ , GND, or left floating. Connecting the WP pin to  $V_{CC}$  will write-protect the entire array regardless of whether or not the Software Write Protection has been enabled or invoked (see [Table 7-3](#) and [Table 7-4](#)). The Software Write Protection register cannot be programmed when the WP pin is connected to  $V_{CC}$ . If the WP pin is connected to GND or left floating, the write protection mode is determined by the status of the Software Write-Protect register.

**Table 7-2. Write Protection**

Command	Pin			Preamble							R/W
	A2	A1	A0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	
Set PSWP	A2	A1	A0	0	1	1	0	A2	A1	A0	0
Set RSWP	0	0	$V_{HV}$	0	1	1	0	0	0	1	0
Clear RSWP	0	$V_{CC}$	$V_{HV}$	0	1	1	0	0	1	1	0

Table 7-3. WP Connected to GND or Floating

WP Connected to GND or Floating					
Command	R/W Bit	Permanent Write-Protect Register PSWP	Reversible Write-Protect Register RSWP	Response from Device	Action from Device
1010	R	X	X	ACK	Read Array.
1010	W	Programmed	X	ACK	Can write to second-half (80h - FFh) only.
1010	W	X	Programmed	ACK	Can write to second-half (80h - FFh) only.
1010	W	Not Programmed	Not Programmed	ACK	Can write to full array.
Read PSWP	R	Programmed	X	NACK	STOP – Indicates Permanent Write-Protect register is programmed.
Read PSWP	R	Not Programmed	X	ACK	Data read out is undefined. Indicates PSWP register is not programmed.
Set PSWP	W	Programmed	X	NACK	STOP – Indicates Permanent Write-Protect register is programmed.
Set PSWP	W	Not Programmed	X	ACK	Program Permanent Write-Protect register (irreversible).
Read RSWP	R	X	Programmed	NACK	STOP – Indicates Permanent Write-Protect register is programmed.
Read RSWP	R	X	Not Programmed	ACK	Data read out is undefined. Indicates RSWP register is not programmed.
Set RSWP	W	X	Programmed	NACK	STOP – Indicates Reversible Write-Protect register is programmed.
Set RSWP	W	X	Not Programmed	ACK	Program Reversible Write-Protect register (reversible).
Clear RSWP	W	Programmed	X	NACK	STOP – Indicates Permanent Write-Protect register is programmed.
Clear RSWP	W	Not Programmed	X	ACK	Clear (unprogram) Reversible Write-Protect register (reversible).

Table 7-4. WP Connected to V<sub>CC</sub>

WP Connected to V <sub>CC</sub>					
Command	R/W Bit	Permanent Write-Protect Register PSWP	Reversible Write-Protect Register RSWP	Response from Device	Action from Device
1010	R	X	X	ACK	Read array.
1010	W	X	X	ACK	Device is write protected.
Read PSWP	R	Programmed	X	NACK	STOP – Indicates Permanent Write-Protect register is programmed.
Read PSWP	R	Not Programmed	X	ACK	Data read out is undefined. Indicates PSWP register is not programmed.

.....continued

WP Connected to V <sub>CC</sub>					
Command	R/W Bit	Permanent Write-Protect Register PSWP	Reversible Write-Protect Register RSWP	Response from Device	Action from Device
Set PSWP	W	Programmed	X	NACK	STOP – Indicates Permanent Write-Protect register is programmed.
Set PSWP	W	Not Programmed	X	ACK	Cannot program write-protect registers.
Read RSWP	R	X	Programmed	NACK	STOP – Indicates Reversible Write-Protect register is programmed.
Read RSWP	R	X	Not Programmed	ACK	Data read out is undefined. Indicates RSWP register is not programmed.
Set RSWP	W	X	Programmed	NACK	STOP – Indicates Reversible Write-Protect register is programmed.
Set RSWP	W	X	Not Programmed	ACK	Cannot program write-protect registers.
Clear RSWP	W	Programmed	X	NACK	STOP – Indicates Permanent Write-Protect register is programmed.
Clear RSWP	W	Not Programmed	X	ACK	Cannot write to Write-Protect registers.

## 8. Read Operations

Read operations are initiated the same way as write operations with the exception that the Read/Write Select bit in the device address byte must be a logic '1'. There are five read operations:

- Current Address Read
- Random Address Read
- Sequential Read
- Serial Number Read
- EUI Address Read


**Note:** The AT24MAC402/AT24MAC602 contains a single Address Pointer register, which is shared by both the EEPROM and the serial number and EUI. As such, when changing from one region to the other, the first read operation in the new region should begin with a dummy write sequence (i.e., a random read operation with the new region's device address and word address bytes) in order to ensure the Address Pointer is set to a known value. See [Serial Number Read](#) and [EUI Address Read](#) for additional requirements on these read operations.

### 8.1 Current Address Read

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the  $V_{CC}$  is maintained to the part. The address rollover during a read is from the last byte of the last page to the first byte of the first page of the memory.

A current address read operation will output data according to the location of the internal data word address counter. This is initiated with a Start condition, followed by a valid device address byte with the  $R/\bar{W}$  bit set to logic '1'. The device will ACK this sequence and the current address data word is serially clocked out on the SDA line. All types of read operations will be terminated if the bus master does not respond with an ACK (it NACKs) during the ninth clock cycle. After the NACK response, the master may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence.

**Figure 8-1. Current Address Read**




### 8.2 Random Read

A random read begins in the same way as a byte write operation does to load in a new data word address. This is known as a "dummy write" sequence; however, the data byte and the Stop condition of the byte write must be omitted to prevent the part from entering an internal write cycle. Once the device address and word address are clocked in and acknowledged by the EEPROM, the bus master must generate another Start condition. The bus master now initiates a current address read by sending a Start condition, followed by a valid device address byte with the  $R/\bar{W}$  bit set to logic '1'. The EEPROM will ACK the device address and serially clock out the data word on the SDA line. All types of read operations will be terminated if the bus master does not respond with an ACK (it NACKs) during the ninth clock cycle. After the NACK response, the master may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence.




Figure 8-2. Random Read



### 8.3 Sequential Read

Sequential reads are initiated by either a current address read or a random read. After the bus master receives a data word, it responds with an Acknowledge. As long as the EEPROM receives an ACK, it will continue to increment the word address and serially clock out sequential data words. When the maximum memory address is reached, the data word address will rollover and the sequential read will continue from the beginning of the memory array. All types of read operations will be terminated if the bus master does not respond with an ACK (it NACKs) during the ninth clock cycle. After the NACK response, the master may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence.

Figure 8-3. Sequential Read



### 8.4 Serial Number Read

Reading the serial number is similar to the sequential read sequence but requires use of the specific device address as specified in [Table 6-4](#).

**Note:** The entire 128-bit value must be read from the starting address of the serial number block to ensure a unique number.


Since the Address Pointer of the device is shared between the regular EEPROM array and the serial number block, a dummy write sequence (as part of a random read or sequential read protocol), should be performed to ensure the Address Pointer is set to a known value. Reading the serial number from a location other than the first address of the block will not result in a unique serial number.

Additionally, the word address contains a '10' sequence in bit A7 and A6 of the word address, regardless of the intended address depicted in Table 6-4. If a word address other than '10' is used, then the device will output undefined data.

**Note:** If the application desires to read the first byte of the serial number, the word address input would need to be 80h.

When the end of the 128-bit serial number is reached (16 bytes of data), continued reading of the extended memory region will rollover back to the beginning of the 128-bit serial number. The serial number read operation is terminated when the bus master does not respond with an ACK (it NACKs) during the ninth clock cycle. After the NACK response, the master may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence (see Figure 8-4).

**Figure 8-4. Serial Number Read**



## 8.5 EUI Address Read

Reading the EUI address is very similar to the serial number read sequence with the exceptions of the starting word address and the amount of data bytes clocked out (see Figure 8-5).

The EUI read sequence requires use of the device address values as shown in Table 6-3, followed by a dummy write, and the use of a specific word address from Table 6-1 for EUI-48 standard or Table 6-2 for EUI-64 standard.

**Note:** The entire six byte (EUI-48) or eight byte (EUI-64) values must be read from the respective starting address of either 9Ah (for EUI-48) or 98h (for EUI-64) to ensure a unique EUI data value.


Since the Address Pointer of the device is shared between the regular EEPROM array, the serial number block and the EUI block, a dummy write sequence should be performed to ensure the Address Pointer is set to the correct starting EUI-48 or EUI-64 address. Random reads of the EUI block are supported, but if the previous operation was to the EEPROM array or to the serial number block, the Address Pointer will retain the last location accessed, incremented by one. Reading the EUI data from a location other than the correct starting EUI address of the block will not result in a unique EUI data value.

Additionally, the most-significant four bits of the word address must be '1001' (9h). Therefore, if the application desires to read the pre-programmed EUI value, then the corresponding word address input would be 9Ah in the

AT24MAC402 and 98h for the AT24MAC602. If a word address other than 9Ah or 98h respectively is used, the device will output undefined data.

Once the EUI block of six or eight bytes of data have been clocked out of the device, the EUI read operation will end when the bus master does not respond with an ACK (it NACKs) during the ninth clock cycle. After the NACK response, the master may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence. It is important to note that the data word address will not rollover back to the beginning of the respective EUI starting address. If the read operation continues past the last EUI data value, the data word address will rollover back to the beginning of the extended memory block where the 128-bit serial number will begin to read out. Therefore, every EUI read sequence attempt requires a valid starting address in the dummy write sequence as shown in Figure 8-5.

**Figure 8-5. EUI Address Read**



**Note:**

1. \* = 1010 (Ah) for 48-Bit EUI and 1000 (8h) for 64-Bit EUI.

## 8.6 Checking the Write-Protect Registers Status

### 8.6.1 Checking the Permanent Write-Protect Register (PSWP) Status

Determining the status of the Permanent Write-Protect register can be accomplished by sending a similar command to the device as was used when programming the register, except the R/W bit must be set to one. If the device responds with an acknowledge, the Permanent Write-Protect register has not been programmed. Otherwise, it has been programmed and the first-half of the array is permanently write protected.

### 8.6.2 Checking the Reversible Write-Protect Register (RSWP) Status

Determining the status of the Reversible Write-Protect register can be accomplished by sending a similar command to the device as was used when programming the register, except the R/W bit must be set to one. If the device returns an acknowledge, the Reversible Write-Protect register has not been programmed. Otherwise, it has been programmed and the first-half of the array is write protected, but remains reversible.

**Table 8-1. PSWP and RSWP Status**

Command	Pin			Preamble							R/W
	A2	A1	A0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read PSWP	A2	A1	A0	0	1	1	0	A2	A1	A0	1
Read RSWP	0	0	A0	0	1	1	0	0	0	1	1

## 9. Packaging Information

### 9.1 Package Marking Information

#### AT24MAC402 and AT24MAC602: Package Marking Information

8-lead SOIC	8-lead TSSOP
8-pad UDFN	5-lead SOT23
2.0 x 3.0 mm Body 	

Note 1: ● designates pin 1


Note 2: Package drawings are not to scale

Note 3: For SOT23 package with date codes before 7B, the bottom line (YMX) is marked on the bottom side and there is no Country of Assembly (#) mark on the top line.

Catalog Number Truncation			
AT24MAC402		Truncation Code ##: P4	
AT24MAC602		Truncation Code ##: P6	
Date Codes			Voltages
YY = Year	Y = Year	WW = Work Week of Assembly	% = Minimum Voltage
16: 2016    20: 2020	6: 2016    0: 2020	02: Week 2	M: 1.7V min
17: 2017    21: 2021	7: 2017    1: 2021	04: Week 4	
18: 2018    22: 2022	8: 2018    2: 2022	...	
19: 2019    23: 2023	9: 2019    3: 2023	52: Week 52	
Country of Origin		Device Grade	Atmel Truncation
CO = Country of Origin		H or U: Industrial Grade	AT: Atmel ATM: Atmel ATML: Atmel
Trace Code			
NNN = Alphanumeric Trace Code (2 Characters for Small Packages)			


## Packaging Information

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



**8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]**

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	e	1.27 BSC		
Overall Height	A	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1	1.04 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	c	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°


**Notes:**

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- § Significant Characteristic
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.
- Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev F Sheet 2 of 2

**8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]**

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>

**RECOMMENDED LAND PATTERN**

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	C		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

**Notes:**


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev F

## 8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	e	0.65 BSC		
Overall Height	A	—	—	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	—	0.15
Overall Width	E	6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	2.90	3.00	3.10
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	φ	0°	—	8°
Lead Thickness	c	0.09	—	0.20
Lead Width	b	0.19	—	0.30

**Notes:**

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086B




# AT24MAC402/AT24MAC602

## Packaging Information

### 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



### RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G	0.20		

**Notes:**


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2086A


## Packaging Information

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



### 5-Lead Plastic Thin Small Outline Transistor (NMB) [TSOT] Atmel Legacy Global Package Code TSZ

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Leads	N	5		
Pitch	e	0.95 BSC		
Outside lead pitch	e1	1.90 BSC		
Overall Height	A	-	-	1.10
Molded Package Thickness	A2	0.70	0.90	1.00
Standoff	A1	-	-	0.10
Overall Width	E	2.80 BSC		
Molded Package Width	E1	1.60 BSC		
Overall Length	D	2.90 BSC		
Foot Length	L	0.30	-	0.60
Footprint	L1	0.60 REF		
Foot Angle	θ	0°	-	8°
Lead Thickness	c	0.08	-	0.20
Lead Width	b	0.30	-	0.50


**Notes:**

- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- Dimensioning and tolerancing per ASME Y14.5M  
BSC: Basic Dimension. Theoretically exact value shown without tolerances.  
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21344 Rev B Sheet 2 of 2

**5-Lead Plastic Thin Small Outline Transistor (NMB) [TSOT]  
Atmel Legacy Global Package Code TSZ**

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>


**RECOMMENDED LAND PATTERN**

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.95 BSC		
Contact Pad Spacing	C		2.60	
Contact Pad Width (X5)	X1			0.60
Contact Pad Length (X5)	Y1			1.05
Contact Pad to Center Pad (X2)	G	0.20		


**Notes:**

- Dimensioning and tolerancing per ASME Y14.5M  
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23344 Rev B

**8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN]  
Atmel Legacy Global Package Code YNZ**


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-21355-Q4B Rev B Sheet 1 of 2

**8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN]  
Atmel Legacy Global Package Code YNZ**

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	8		
Pitch	e	0.50 BSC		
Overall Height	A	0.50	0.55	0.60
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.152 REF		
Overall Length	D	2.00 BSC		
Exposed Pad Length	D2	1.40	1.50	1.60
Overall Width	E	3.00 BSC		
Exposed Pad Width	E2	1.20	1.30	1.40
Terminal Width	b	0.18	0.25	0.30
Terminal Length	L	0.35	0.40	0.45
Terminal-to-Exposed-Pad	K	0.20	-	-


**Notes:**

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated
- Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21355-Q4B Rev B Sheet 2 of 2

**8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN]  
Atmel Legacy Global Package Code YNZ**

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	X2			1.60
Optional Center Pad Length	Y2			1.40
Contact Pad Spacing	C		2.90	
Contact Pad Width (X8)	X1			0.30
Contact Pad Length (X8)	Y1			0.85
Contact Pad to Center Pad (X8)	G1	0.33		
Contact Pad to Contact Pad (X6)	G2	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

- Dimensioning and tolerancing per ASME Y14.5M  
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23355-Q4B Rev B

## 10. Revision History

### **Revision A (October 2020)**

Updated to Microchip template. Microchip DS20006430 replaces Atmel document 8807. Corrected  $t_{LOW}$  typo from 400 ns to 500 ns. Corrected  $t_{AA}$  typo from 550 ns to 450 ns. Updated Part Marking Information. Updated the "Software Reset" section. Added ESD rating. Removed lead finish designation. Updated trace code format in package markings. Added a figure for "System Configuration Using Two-Wire Serial EEPROMs". Updated "Block Diagram" figure. Added POR recommendations section. Updated formatting to current template. Updated the SOIC, TSSOP, SOT23 and UDFN package drawings to Microchip format.

### **Atmel Document 8807 Revision E (January 2015)**

Add the UDFN Expanded Quantity Option and update the ordering information section. Update the 8MA2 package outline drawing.

### **Atmel Document 8807 Revision D (August 2014)**

Add bulk SOIC and TSSOP ordering codes. Update ordering code table, 8X and 8MA2 package drawings, and update the disclaimer page. Correct pinouts from bottom to top view and reorganization figures. No changes to functional specification.

### **Atmel Document 8807 Revision C (July 2013)**

Update status from preliminary release. Update footers and the disclaimer page.

### **Atmel Document 8807 Revision B (September 2012)**

Update ordering information.

### **Atmel Document 8807 Revision A (June 2012)**

Initial release of this document.



## The Microchip Website

---

Microchip provides online support via our website at [www.microchip.com/](http://www.microchip.com/). This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## Product Change Notification Service

---

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to [www.microchip.com/pcn](http://www.microchip.com/pcn) and follow the registration instructions.

## Customer Support

---

Users of Microchip products can receive assistance through several channels:


- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: [www.microchip.com/support](http://www.microchip.com/support)

## Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



### Examples

Device	Package	Package Drawing Code	Package Option	Shipping Carrier Option	Device Grade
AT24MAC402-SSHMB	SOIC	SN	SS	Bulk (Tubes)	Industrial Temperature (-40°C to 85°C)
AT24MAC402-SSHMT	SOIC	SN	SS	Tape and Reel	
AT24MAC602-SSHMT	SOIC	SN	SS	Tape and Reel	
AT24MAC402-XHMB	TSSOP	ST	X	Bulk (Tubes)	
AT24MAC602-XHMT	TSSOP	ST	X	Tape and Reel	
AT24MAC402-MAHMT	UDFN	Q4B	MA	Tape and Reel	
AT24MAC602-MAHMT	UDFN	Q4B	MA	Tape and Reel	
AT24MAC402-STUMT	SOT23	NMB	ST	Tape and Reel	
AT24MAC602-STUMT	SOT23	NMB	ST	Tape and Reel	

## Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.

- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable.” Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

## Legal Notice

---

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

---

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-6799-1

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamiQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro,  $\mu$ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

## Quality Management System

---

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).

## Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<b>Corporate Office</b> 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: <a href="http://www.microchip.com/support">www.microchip.com/support</a> Web Address: <a href="http://www.microchip.com">www.microchip.com</a>	<b>Australia - Sydney</b> Tel: 61-2-9868-6733 <b>China - Beijing</b> Tel: 86-10-8569-7000 <b>China - Chengdu</b> Tel: 86-28-8665-5511 <b>China - Chongqing</b> Tel: 86-23-8980-9588 <b>China - Dongguan</b> Tel: 86-769-8702-9880 <b>China - Guangzhou</b> Tel: 86-20-8755-8029 <b>China - Hangzhou</b> Tel: 86-571-8792-8115 <b>China - Hong Kong SAR</b> Tel: 852-2943-5100 <b>China - Nanjing</b> Tel: 86-25-8473-2460 <b>China - Qingdao</b> Tel: 86-532-8502-7355 <b>China - Shanghai</b> Tel: 86-21-3326-8000 <b>China - Shenyang</b> Tel: 86-24-2334-2829 <b>China - Shenzhen</b> Tel: 86-755-8864-2200 <b>China - Suzhou</b> Tel: 86-186-6233-1526 <b>China - Wuhan</b> Tel: 86-27-5980-5300 <b>China - Xian</b> Tel: 86-29-8833-7252 <b>China - Xiamen</b> Tel: 86-592-2388138 <b>China - Zhuhai</b> Tel: 86-756-3210040	<b>India - Bangalore</b> Tel: 91-80-3090-4444 <b>India - New Delhi</b> Tel: 91-11-4160-8631 <b>India - Pune</b> Tel: 91-20-4121-0141 <b>Japan - Osaka</b> Tel: 81-6-6152-7160 <b>Japan - Tokyo</b> Tel: 81-3-6880-3770 <b>Korea - Daegu</b> Tel: 82-53-744-4301 <b>Korea - Seoul</b> Tel: 82-2-554-7200 <b>Malaysia - Kuala Lumpur</b> Tel: 60-3-7651-7906 <b>Malaysia - Penang</b> Tel: 60-4-227-8870 <b>Philippines - Manila</b> Tel: 63-2-634-9065 <b>Singapore</b> Tel: 65-6334-8870 <b>Taiwan - Hsin Chu</b> Tel: 886-3-577-8366 <b>Taiwan - Kaohsiung</b> Tel: 886-7-213-7830 <b>Taiwan - Taipei</b> Tel: 886-2-2508-8600 <b>Thailand - Bangkok</b> Tel: 66-2-694-1351 <b>Vietnam - Ho Chi Minh</b> Tel: 84-28-5448-2100	<b>Austria - Wels</b> Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 <b>Denmark - Copenhagen</b> Tel: 45-4485-5910 Fax: 45-4485-2829 <b>Finland - Espoo</b> Tel: 358-9-4520-820 <b>France - Paris</b> Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 <b>Germany - Garching</b> Tel: 49-8931-9700 <b>Germany - Haan</b> Tel: 49-2129-3766400 <b>Germany - Heilbronn</b> Tel: 49-7131-72400 <b>Germany - Karlsruhe</b> Tel: 49-721-625370 <b>Germany - Munich</b> Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 <b>Germany - Rosenheim</b> Tel: 49-8031-354-560 <b>Israel - Ra'anana</b> Tel: 972-9-744-7705 <b>Italy - Milan</b> Tel: 39-0331-742611 Fax: 39-0331-466781 <b>Italy - Padova</b> Tel: 39-049-7625286 <b>Netherlands - Drunen</b> Tel: 31-416-690399 Fax: 31-416-690340 <b>Norway - Trondheim</b> Tel: 47-72884388 <b>Poland - Warsaw</b> Tel: 48-22-3325737 <b>Romania - Bucharest</b> Tel: 40-21-407-87-50 <b>Spain - Madrid</b> Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 <b>Sweden - Gothenberg</b> Tel: 46-31-704-60-40 <b>Sweden - Stockholm</b> Tel: 46-8-5090-4654 <b>UK - Wokingham</b> Tel: 44-118-921-5800 Fax: 44-118-921-5820