|
|
#define | EEPROM_START_POS 0 |
| |
|
#define | EEPROM_IF_HAVEPID_CHECK1 0xAB |
| |
|
#define | EEPROM_IF_HAVEPID_CHECK2 0xCD |
| |
|
#define | EEPROM_CHECK_START 0xAB |
| |
|
#define | EEPROM_CHECK_MID 0xCD |
| |
|
#define | EEPROM_CHECK_END 0xEF |
| |
|
#define | ON_BOARD_ENCODER_SLOT0_PARTITION_CHECK EEPROM_START_POS |
| |
|
#define | ON_BOARD_ENCODER_SLOT0_START_ADDR ON_BOARD_ENCODER_SLOT0_PARTITION_CHECK + 2 |
| |
|
#define | ON_BOARD_ENCODER_SLOT0_PID_ADDR ON_BOARD_ENCODER_SLOT0_START_ADDR + 1 |
| |
|
#define | ON_BOARD_ENCODER_SLOT0_RATIO_ADDR ON_BOARD_ENCODER_SLOT0_PID_ADDR + 16 |
| |
|
#define | ON_BOARD_ENCODER_SLOT0_PLUS_ADDR ON_BOARD_ENCODER_SLOT0_RATIO_ADDR + 4 |
| |
|
#define | ON_BOARD_ENCODER_SLOT0_END_ADDR ON_BOARD_ENCODER_SLOT0_PLUS_ADDR + 2 |
| |
|
#define | ON_BOARD_ENCODER_SLOT1_PARTITION_CHECK ON_BOARD_ENCODER_SLOT0_END_ADDR + 1 |
| |
|
#define | ON_BOARD_ENCODER_SLOT1_START_ADDR ON_BOARD_ENCODER_SLOT1_PARTITION_CHECK + 2 |
| |
|
#define | ON_BOARD_ENCODER_SLOT1_PID_ADDR ON_BOARD_ENCODER_SLOT1_START_ADDR + 1 |
| |
|
#define | ON_BOARD_ENCODER_SLOT1_RATIO_ADDR ON_BOARD_ENCODER_SLOT1_PID_ADDR + 16 |
| |
|
#define | ON_BOARD_ENCODER_SLOT1_PLUS_ADDR ON_BOARD_ENCODER_SLOT1_RATIO_ADDR + 4 |
| |
|
#define | ON_BOARD_ENCODER_SLOT0_END_ADDR ON_BOARD_ENCODER_SLOT0_PLUS_ADDR + 2 |
| |
|
#define | BALANCED_CAR_PARTITION_CHECK 0x50 |
| |
|
#define | BALANCED_CAR_START_ADDR BALANCED_CAR_PARTITION_CHECK + 2 |
| |
|
#define | BALANCED_CAR_NATURAL_BALANCE BALANCED_CAR_START_ADDR + 1 |
| |
|
#define | BALANCED_CAR_ANGLE_PID_ADDR BALANCED_CAR_NATURAL_BALANCE + 4 |
| |
|
#define | BALANCED_CAR_SPEED_PID_ADDR BALANCED_CAR_ANGLE_PID_ADDR + 12 |
| |
|
#define | BALANCED_CAR_DIR_PID_ADDR BALANCED_CAR_SPEED_PID_ADDR + 12 |
| |
|
#define | BALANCED_CAR_END_ADDR BALANCED_CAR_DIR_PID_ADDR + 4 |
| |
|
#define | AURIGA_MODE_PARTITION_CHECK 0x80 |
| |
|
#define | AURIGA_MODE_START_ADDR AURIGA_MODE_PARTITION_CHECK + 2 |
| |
|
#define | AURIGA_MODE_CONFIGURE AURIGA_MODE_START_ADDR + 1 |
| |
|
#define | AURIGA_MODE_END_ADDR AURIGA_MODE_CONFIGURE + 1 |
| |
|
#define | MEGAPI_MODE_PARTITION_CHECK 0x90 |
| |
|
#define | MEGAPI_MODE_START_ADDR MEGAPI_MODE_PARTITION_CHECK + 2 |
| |
|
#define | MEGAPI_MODE_CONFIGURE MEGAPI_MODE_START_ADDR + 1 |
| |
|
#define | MEGAPI_MODE_END_ADDR MEGAPI_MODE_CONFIGURE + 1 |
| |