Go to the source code of this file.
◆ CHANNEL_01
◆ CHANNEL_02
◆ CHANNEL_03
◆ CHANNEL_04
◆ CHANNEL_05
◆ CHANNEL_06
◆ CHANNEL_07
◆ CHANNEL_08
◆ CHANNEL_09
◆ CHANNEL_10
◆ CHANNEL_11
◆ CHANNEL_12
◆ CHANNEL_13
◆ CHANNEL_14
◆ CHANNEL_15
◆ CHANNEL_16
◆ CHANNEL_17
◆ CHANNEL_18
◆ CHANNEL_19
◆ CHANNEL_20
◆ CHANNEL_21
◆ CHANNEL_22
◆ CHANNEL_23
◆ CHANNEL_24
◆ CHANNEL_25
◆ CHANNEL_26
◆ CHANNEL_27
◆ CHANNEL_28
◆ CHANNEL_29
◆ CHANNEL_30
◆ CHANNEL_31
◆ CHANNEL_32
◆ CHANNEL_33
◆ CHANNEL_34
◆ CHANNEL_35
◆ CHANNEL_36
◆ CHANNEL_37
◆ CHANNEL_38
◆ CHANNEL_39
◆ CHANNEL_40
◆ CHANNEL_41
◆ CMD_ACCESS_NUMBER
#define CMD_ACCESS_NUMBER 'N' |
◆ CMD_AUTO_MESSAGE_FLAGS
#define CMD_AUTO_MESSAGE_FLAGS 'A' |
Definition at line 6 of file Wize.h.
◆ CMD_BIND
Definition at line 7 of file Wize.h.
◆ CMD_CHANNEL
Definition at line 8 of file Wize.h.
◆ CMD_CONTROL_FIELD
#define CMD_CONTROL_FIELD 'F' |
◆ CMD_DESTINATION
#define CMD_DESTINATION 'T' |
◆ CMD_ENCRYPT
Definition at line 9 of file Wize.h.
◆ CMD_INSTALL_MODE
#define CMD_INSTALL_MODE 'I' |
◆ CMD_KEY_REGISTER
#define CMD_KEY_REGISTER 'K' |
◆ CMD_LIST_BINDING
#define CMD_LIST_BINDING 'L' |
◆ CMD_MBUS_MODE
#define CMD_MBUS_MODE 'G' |
◆ CMD_QUALITY
◆ CMD_READ_AUTO_MESSAGE_FLAGS
#define CMD_READ_AUTO_MESSAGE_FLAGS 'O' |
◆ CMD_READ_MAILBOX
#define CMD_READ_MAILBOX 'R' |
◆ CMD_READ_MEMORY
#define CMD_READ_MEMORY 'Y' |
◆ CMD_RF_POWER
◆ CMD_RSSI
◆ CMD_SLEEP
◆ CMD_TEMPERATURE
#define CMD_TEMPERATURE 'U' |
◆ CMD_TEST_MODE_0
#define CMD_TEST_MODE_0 '0' |
◆ CMD_VOLTAGE
◆ CMD_WRITE_MAILBOX
#define CMD_WRITE_MAILBOX 'W' |
◆ CMD_WRITE_MEMORY
#define CMD_WRITE_MEMORY 'M' |
◆ DATA_INTERFACE_APP_ACK
#define DATA_INTERFACE_APP_ACK 0x03 |
◆ DATA_INTERFACE_APP_ONLY
#define DATA_INTERFACE_APP_ONLY 0x01 |
◆ DATA_INTERFACE_CRC
#define DATA_INTERFACE_CRC 0x08 |
◆ DATA_INTERFACE_CRC_START_STOP
#define DATA_INTERFACE_CRC_START_STOP 0x0C |
◆ DATA_INTERFACE_ID_ADDR
#define DATA_INTERFACE_ID_ADDR 0x00 |
◆ DATA_INTERFACE_START_STOP
#define DATA_INTERFACE_START_STOP 0x04 |
◆ DATARATE_19200bps
#define DATARATE_19200bps 0x04 |
◆ DATARATE_2400bps
#define DATARATE_2400bps 0x01 |
◆ DATARATE_4800bps
#define DATARATE_4800bps 0x02 |
◆ DATARATE_6400bps
#define DATARATE_6400bps 0x05 |
◆ ENCRYPT_DISABLED
#define ENCRYPT_DISABLED 0x00 |
◆ ENCRYPT_ENABLED
#define ENCRYPT_ENABLED 0x01 |
◆ ENCRYPT_ENABLED_CRC
#define ENCRYPT_ENABLED_CRC 0x03 |
◆ INSTALL_MODE_HOST
#define INSTALL_MODE_HOST 0x02 |
◆ INSTALL_MODE_INSTALL
#define INSTALL_MODE_INSTALL 0x01 |
◆ INSTALL_MODE_NORMAL
#define INSTALL_MODE_NORMAL 0x00 |
◆ LED_CONTROL_DISABLED
#define LED_CONTROL_DISABLED 0x00 |
◆ LED_CONTROL_RX_TX
#define LED_CONTROL_RX_TX 0x01 |
◆ LED_CONTROL_UART_RF_IDLE
#define LED_CONTROL_UART_RF_IDLE 0x02 |
◆ MBUS_MODE_N1
#define MBUS_MODE_N1 0x11 |
◆ MBUS_MODE_N2
#define MBUS_MODE_N2 0x10 |
◆ MBUS_MODE_OSP
#define MBUS_MODE_OSP 0x12 |
◆ MBUS_MODE_R
◆ MBUS_MODE_S1
#define MBUS_MODE_S1 0x03 |
◆ MBUS_MODE_S2
#define MBUS_MODE_S2 0x00 |
◆ MBUS_MODE_T1
#define MBUS_MODE_T1 0x01 |
◆ MBUS_MODE_T1_C
#define MBUS_MODE_T1_C 0x0A |
◆ MBUS_MODE_T2
#define MBUS_MODE_T2 0x02 |
◆ MBUS_MODE_T2_C
#define MBUS_MODE_T2_C 0x0B |
◆ MEM_CHANNEL
◆ MEM_CONFIG_INTERFACE
#define MEM_CONFIG_INTERFACE 0x37 |
◆ MEM_CONTROL_FIELD
#define MEM_CONTROL_FIELD 0x3B |
◆ MEM_DATA_INTERFACE
#define MEM_DATA_INTERFACE 0x36 |
◆ MEM_DATA_RATE
#define MEM_DATA_RATE 0x02 |
◆ MEM_DECRYPT_FLAG
#define MEM_DECRYPT_FLAG 0x3F |
◆ MEM_DEFAULT_KEY
#define MEM_DEFAULT_KEY 0x40 |
◆ MEM_DEVICE
◆ MEM_ENCRYPT_FLAG
#define MEM_ENCRYPT_FLAG 0x3E |
◆ MEM_FREQ_CAL
#define MEM_FREQ_CAL 0x39 |
◆ MEM_INSTALL_MODE
#define MEM_INSTALL_MODE 0x3D |
◆ MEM_LED_CONTROL
#define MEM_LED_CONTROL 0x3A |
◆ MEM_MAILBOX
◆ MEM_MANUFACTURER_ID
#define MEM_MANUFACTURER_ID 0x19 |
◆ MEM_MBUS_MODE
#define MEM_MBUS_MODE 0x03 |
◆ MEM_NETWORK_ROLE
#define MEM_NETWORK_ROLE 0x12 |
◆ MEM_PART_NUMBER_NEW
#define MEM_PART_NUMBER_NEW 0x89 |
◆ MEM_PART_NUMBER_OLD
#define MEM_PART_NUMBER_OLD 0x61 |
◆ MEM_PREAMBLE_LENGTH
#define MEM_PREAMBLE_LENGTH 0x0A |
◆ MEM_RF_POWER
#define MEM_RF_POWER 0x01 |
◆ MEM_RSSI_MODE
#define MEM_RSSI_MODE 0x05 |
◆ MEM_RX_TIMEOUT
#define MEM_RX_TIMEOUT 0x3C |
◆ MEM_SERIAL_NUMBER_NEW
#define MEM_SERIAL_NUMBER_NEW 0xA9 |
◆ MEM_SERIAL_NUMBER_OLD
#define MEM_SERIAL_NUMBER_OLD 0x71 |
◆ MEM_SLEEP_MODE
#define MEM_SLEEP_MODE 0x04 |
◆ MEM_TIMEOUT
◆ MEM_UART_BAUD_RATE
#define MEM_UART_BAUD_RATE 0x30 |
◆ MEM_UART_FLOW_CTRL
#define MEM_UART_FLOW_CTRL 0x35 |
◆ MEM_UNIQUE_ID
#define MEM_UNIQUE_ID 0x1B |
◆ MEM_VERSION
◆ NETWORK_ROLE_MASTER
#define NETWORK_ROLE_MASTER 0x01 |
◆ NETWORK_ROLE_REPEATER
#define NETWORK_ROLE_REPEATER 0x02 |
◆ NETWORK_ROLE_SLAVE
#define NETWORK_ROLE_SLAVE 0x00 |
◆ POWER_14dBm
◆ POWER_17dBm
◆ POWER_20dBm
◆ POWER_24dBm
◆ POWER_27dBm
◆ PREAMBLE_FORMAT_A
#define PREAMBLE_FORMAT_A 0x00 |
◆ PREAMBLE_FORMAT_B
#define PREAMBLE_FORMAT_B 0x02 |
◆ SLEEP_MODE_AFTER_TX
#define SLEEP_MODE_AFTER_TX 0x01 |
◆ SLEEP_MODE_AFTER_TX_RX
#define SLEEP_MODE_AFTER_TX_RX 0x03 |
◆ SLEEP_MODE_AFTER_TX_RX_TIMEOUT
#define SLEEP_MODE_AFTER_TX_RX_TIMEOUT 0x07 |
◆ SLEEP_MODE_AFTER_TX_TIMEOUT
#define SLEEP_MODE_AFTER_TX_TIMEOUT 0x05 |
◆ SLEEP_MODE_DISABLE
#define SLEEP_MODE_DISABLE 0x00 |
◆ TIMEOUT_2S
◆ TIMEOUT_32MS
#define TIMEOUT_32MS 0x01 |
◆ TIMEOUT_48MS
#define TIMEOUT_48MS 0x02 |
◆ TIMEOUT_4S
◆ TIMEOUT_64MS
#define TIMEOUT_64MS 0x03 |